Semiconductor Physics

János Volk

BME TTK, Nov. 27th, 2018
volk@mfa.kfki.hu
Outlook

- GaN HEMT
  - Polar semiconductors
  - 2DEG and HEMT
- Si technology
  - Si crystal
  - Thin film formation
  - Etching techniques
  - Lithography
  - Ion implantation
- Trends
  - Future CMOS
  - More than more
GaN HEMT
Polar semiconductors

- Lack of crystal inversion symmetry
- Relatively low band gap, i.e. not insulator
- E.g. semiconductors in wurtzite crystal group (GaN, ZnO, AlN, SiC, CdS stb.)

Simplified band structure of GaN
Merits of GaN

- Epi-ready substrates are available: sapphire, SiC, Si (8”), AlN, GaN
- Band-gap engineering: AlGaN, InGaN
- Deposition methods:
  - MOCVD (MOVPE) (industrial)
  - MBE (research)
Crystal polarity
Wurtzite crystal: relaxed

Ga Polarity

N Polarity
Wurtzite crystal: tensile stress

Ga Polarity

N Polarity
Piezoelectric polarization
- It plays an important role for pseudomorphic epitaxial layers

Wurtzite crystal: compressing stress
Spontaneous polarization in wurtzite crystal

Ideal value from atomic ball model

\[ \left( \frac{c}{a} \right)_{hcp} = \sqrt{\frac{8}{3}} = 1.633 \]
\[ u_{hcp} = \frac{3}{8} = 0.375 \]

Spontaneous polarization

fcc (abcabc...)  Wurtzite (hcp: abab..)
Spontaneous polarization

Polarization induced charges: \[ \rho_P = -\nabla P \]

Field \( \sim 1-10 \text{ MV/cm} \)

In metals: screening of free carriers

Insulators: unscreened fix charges

Semiconductors: screening above the critical value

Most important case on epitaxial single crystals!
Epitaxial growth and lattice mismatch

- The bandgap and lattice parameters can be tuned in wide by changing the composition ($Al_xGa_{1-x}N$, $In_xGa_{1-x}N$, $Al_xIn_{1-x}N$).

- The physical parameters of the alloy can be estimated by Vegard’s law (simple interpolation).

- High quality heterojunctions can be deposited using metal organic chemical vapor deposition.

<table>
<thead>
<tr>
<th>Material</th>
<th>AlN</th>
<th>GaN</th>
<th>InN</th>
</tr>
</thead>
<tbody>
<tr>
<td>$c_0/a_0$</td>
<td>1.6010</td>
<td>1.6259</td>
<td>1.6116</td>
</tr>
<tr>
<td>$P_{SP}(C/m^2)$</td>
<td>-0.081</td>
<td>-0.029</td>
<td>-0.032</td>
</tr>
</tbody>
</table>
Piezoelectric polarization in case of biaxial stress:

\[ P_z = 2 \frac{a-a_0}{a_0} \left( e_{31} - e_{33} \frac{C_{13}}{C_{33}} \right) , \]
Two-dimensional electron gas (2DEG) at the heterointerface

2DEG density:

\[ n_s = \frac{+ \sigma_B}{e} \left( \frac{\varepsilon \varepsilon_0}{d^2} \right) \left[ \Phi_B + E_F(n_s) - \Delta E_c \right] \]
Application: high electron mobility transistor

Advantage: No impurity scattering since the channel is pure GaN. (At room temperature optical phonon scattering dominates.)

High frequency devices and high power devices \((U_{br} \sim 200V, P \sim 30\; W/mm)\)
Si CMOS technology
IC industry: Success story of the last 70 years

Discrete device

Point contact Transfer resistor (1947)
J. Bardeen, W. Brattain, W. Shockley
(Nobel price in 1956)

Ultra-large-scale integration (ULSI)

3 billion transistors on single chip
fabricated by 14-nm node technology
Si single crystal

High quality single crystal in large size

Single crystal Si grown by Czochralski method

+ advantageous physical properties and good quality native oxide

- Microelectronics is based on mainly on Si.
- III-V semiconductors play an important role in optoelectronics.
Czochralski method

- Polysilicon nuggets with the dopants are melted in the quartz crucible at a T>1400°C
- Purity of the polysilicon nuggets 99.9999999% (9N)
- Si crystal Si crystal with the desired orientation (<100>, <110>, <111> is slowly pulled out; both the seed and the crucible is rotated to maintain homogeneity
- Typical impurity concentration: 
  \[ N_0: 10^{18} \text{ cm}^{-3}, \ N_C: 10^{17} \text{ cm}^{-3} \]
  \[ N_{Si} = 5 \cdot 10^{22} \text{ 1/cm}^3 \]
Wafer processing

Annular saw

- Wafer surface is relatively smooth, subsequent steps takes less time
- Low throughput

Wire saw

- Wafer surface is relatively smooth, subsequent lapping takes less time
- Low throughput

The process is continued and finished by lapping, etching, polishing and cleaning
Wafer doping

![Graph showing the relationship between resistivity and dopant density for n-Si (phosphorous) and p-Si (boron)]
Si wafer specification

<table>
<thead>
<tr>
<th>Diameter (mm)</th>
<th>Growth</th>
<th>Dopant</th>
<th>Orientation</th>
<th>Finish</th>
<th>Coating</th>
</tr>
</thead>
<tbody>
<tr>
<td>50.8</td>
<td>CZ</td>
<td>B</td>
<td>&lt;100&gt;</td>
<td>Single Side</td>
<td>With</td>
</tr>
<tr>
<td>76.2</td>
<td>FZ</td>
<td>Ph</td>
<td>&lt;111&gt;</td>
<td>Double Side</td>
<td>Without</td>
</tr>
<tr>
<td>100</td>
<td></td>
<td>Sb</td>
<td>&lt;110&gt;</td>
<td>As Cut</td>
<td></td>
</tr>
<tr>
<td>125</td>
<td></td>
<td>As</td>
<td></td>
<td>As Lapped</td>
<td></td>
</tr>
<tr>
<td>150</td>
<td></td>
<td>Undoped</td>
<td></td>
<td>Ground</td>
<td></td>
</tr>
<tr>
<td>200</td>
<td></td>
<td>Intrinsic</td>
<td></td>
<td>Etched</td>
<td></td>
</tr>
<tr>
<td>300</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TTV</th>
<th>Bow</th>
<th>Warp</th>
<th>Thickness</th>
<th>Resistivity</th>
</tr>
</thead>
<tbody>
<tr>
<td>≤</td>
<td>≤</td>
<td>≤</td>
<td>min ≥</td>
<td>min ≥</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>max ≤</td>
<td>max ≤</td>
</tr>
</tbody>
</table>

- **p-Typ <111>**
- **p-Typ <100>**
- **n-Typ <111>**
- **n-Typ <100>**
- 12” Si wafer (300 mm)
Thin film formation

- Thermal oxidation
- Physical Vapor Deposition (PVD)
- Chemical Vapor Deposition (CVD)
- Electroplating
Thermal oxidation

- Converts Si on the wafer into SiO$_2$ to obtain high quality insulator or mask for ion implantation
- Annealing at a T=800-1200 °C in a quartz or SiC tube furnace using a movable quartz rack (boat)
- Atmosphere:
  - Water vapor (wet): $\text{Si} + 2\text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2 \ (g)$ (higher growth rate)
  - $\text{O}_2$ (dry): $\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$ (better quality)
- Domination of Si in the IC industry is partly due to the high quality thermal oxide
Sputter deposition (sputtering)

- A kind of physical vapor deposition (PVD) process for thin films
- Particles are ejected from the solid target due to ion bombardment
- Due to higher kinetic energy, better adhesion to the substrate than in case of vacuum evaporation
- Done either using DC voltage (DC sputtering) or AC voltage (13,56 MHz, RF sputtering)
- Metals can be deposited by DC or pulsed DC
- Insulators can be deposited either from ceramic target by RF or from metallic target in reactive atmosphere (e.g. AlN from Al in N₂ atmosphere)
Chemical vapor deposition (CVD)

- Wafer is exposed to one or more volatile precursor which react and/or decompose on the substrate surface to produce high quality thin film
- Volatile by-products are removed by gas flow through the reaction chamber
- Materials in various forms: epitaxial, polycrystalline, amorphous
- Materials: Si, SiO2, SiC, SixN, SiON, W, high-k dielectrics, low-k dielectrics
- Several types:
  - By operation conditions: atmospheric, low-pressure (LPCVD), ultrahigh vacuum
  - Plasma methods: plasma-enhanced (PECVD), remote plasma enhanced (RPCVD)
  - By the precursor: metalorganic chemical vapor deposition (MOCVD) etc.
Atomic layer deposition (ALD)

- A subclass of chemical vapor deposition based on subsequential use of gas phase chemical process
Etching techniques

**Wet etching**
- Liquid etchant
- Chemical reaction
- High selectivity

**Dry etching**
- Vapor phase etchants
- Chemical and physical processes
- Lower selectivity

**Isotropic**

E.g. HF-HNO₃-CH₃COOH (polishing etchant): etching rate is not direction dependent

**Anisotropic**

E.g. KOH etch: Etching rate depends on the crystal faces
Reactive ion etching

- Chemically reactive plasma to remove materials deposited on the wafer
- Plasma generated in vacuum by an electromagnetic field
Photolithography for etching
Photolithography for lift-off
Photolithography

Spin-coater to cover the substrate with photoresist
Mask aligner to expose the photoresist through the mask
Developer to remove the exposed photoresist (in case of positive resist)
Photolithography

Critical dimension for projection type:

\[ CD = k_1 \frac{\lambda}{NA} \]

K1: process related factor \(\sim 0.4\)

NA: numerical aperture

Light/UV source:

- Hg lamp: 436 nm (g-line), 405 (h-line), 365 nm (i-line)
- Excimer laser: 248 nm (KrF), 193 nm (ArF); close to the absorption edge of air
- Extreme UV: 13.5 nm
Ion implantation

- Ions are accelerated into a solid target for doping (e.g. B for p-type, P for n-type)
- Both kinetic energy and dose can be accurately controlled
- Depth profile can be designed using Monte Carlo simulation (e.g. SRIM)
- Dopants are thermally activated after ion-implantation (substitutional position)
Silicon on Insulator (SOI) wafer

- Thin single crystal Si layer (device) on a buried oxide (BOX)
- To reduce parasitic device capacitance and leakage current
- Also often used for microelectromechanical systems (MEMS): membrane and cantilevers

Simox process

**Smart cut**

1. Surface Oxidation
2. H implant
3. Flip and bond to handle wafer
4. Subble formation
5. Break
6. CMP and cut
7. SOI Wafer
Back-end of the line (BEOL) interconnections

- Traditional IC connectors are made of Al
- Lower resistivity is needed to improve the performance (lower Joule heating, higher current density)
- Challenge with: patterning; doesn’t produce volatile byproduct
- Solution: Damascene process (introduced by IBM in the 1990s)

Damascene gold plate
Damascene process

Instead of etching the metal via photolithography pattern, gaps in low-k dielectric are filled by PVD seed layer and electroplated Cu.

Fig. 2: Single Damascene Process Steps [1]
Trends in IC industry
Evolution of the CMOS technology

- The progress follows the Moore’s law
- Continuously shrinking dimension; currently the state-of-the-art node is 16/14 nm
- New transistor architectures emerge: Fin-FET trigate etc.
CMOS today

Tri-gate Fin-FET of Intel with 14-nm technology (2014)
Future of CMOS

- New device architectures: horizontal and vertical **nanowires (NW)** for gate-all-around (GAA) transistors
- New channel materials beyond Si: Ge-Si or Ge for p-MOS, III-V (InGaAs) for n-MOS (no novel 2D material or CNT on the horizon, yet)
Future of IC technology

• 3D integration and chip cooling rather than size reduction
• Economical concerns: 450 mm wafer, EUV lithography etc.? Cost per chip does not decrease further.

ASML's EUV lithography machine may eventually look like
More-than-Moore with new functions

- System-on-chip
- MEMS/NEMS sensors and actuators
- Sheap, printed and flexible electronics, RF ID-s
- Internet of (every) things (IoT), autonomous sensor networks powered by energy harvesters

Main challenge of this century where the semiconductor (nanowires) can play a key role: energy!

- Renewable sources: solar cells (Si), energy harvesters for IoT etc.
- Reduce or mitigate the costs: lighting (GaN, 20%), ICT
Energy consumption of ICT >10%

http://www.google.com/about/datacenters/gallery/#/all